BACHELOR OF TECHNOLOGY (C.B.C.S.) (2014 COURSE) B.Tech.Sem - VI Information Technology: WINTER- 2022 SUBJECT: COMPUTER ORGANIZATION & ARCHITECTURE

Time: 10:00 AM-01:00 PM Day: Tuesday Date: 29-11-2022 W-13425-2022 Max. Marks: 60 N.B All question are **COMPULSORY**. 1) Figures to the right indicate FULL marks. 2) 3) Draw neat and labeled diagrams WHEREVER necessary. Assume suitable data, if necessary. 4) What is Descriptor table? Explain in brief: GDT, LDT and IDT. (10)Q.1 OR Explain the function of following pins of 80386 processor **(10) Q.1** ii) LOCK i) BS16 iii) ADS Describe the set associative mapping technique of Cache memory with neat (10) **Q.2** diagram. OR What is Virtual Memory? Explain Page replacement policies in detail. **Q.2** (10)Explain and differentiate horizontal and vertical microinstructions. Q.3 (10)OR Describe Hardwired control unit. Also explain its working with suitable (10) Q.3 diagram. Explain different addressing modes of Pentium processor. **Q.4** (10)OR Describe Cache Organization also explain Cache Coherence. Q.4 (10)Q.5 Explain RISC architecture with neat diagram. (10)OR Q.5 Describe following memory modes with suitable diagram: (10)i) UMA ii) NUMA iii) COMA Describe Pipeline Processing and Instruction Pipelining with neat diagram. **Q.6** (10)OR **Q.6** Explain the Berstein's conditions of detecting parallelism. (10)

* * * * *