BACHELOR OF TECHNOLOGY (C.B.C.S.) (2021-COURSE) B. Tech. Sem - II CS&E-A&M :SUMMER- 2022 SUBJECT : DIGITAL ELECTRONICS

Time: 10:00 AM-01:00 PM

Day: Wednesday

Date: 3/8/2022 S-23932-2022 Max. Marks: 60 N.B. All questions are COMPULSORY. 1) Figure to the right indicate FULL marks. 2) 3) Use of non – programmable **CALCULATOR** is allowed. Draw neat and labelled diagram WHEREVER necessary. 4) (10)Q.1 Perform the following operations Add 1011 and 1001 a) Subtract 1010 from 1110 **b**) Multiply 1101 by 110 c) Divide 101101 by 110 d) Subtract 1011 from 1111 OR Why are NAND and NOR gates called universal gates? Derive AND and OR (10) **Q.1** gates using NAND and NOR gates. Q.2 Simplify the following expression using Quine Mc Clusky method and realize (10) it using basic gates. $F(A,B,C,D) = \sum m(0,1,3,7,8,9,11,15)$ **Q.2** Simplify the following expression using K – map and realize it in universal (10) logic. $F(A,B,C,D) = \sum m(1,5,6,12,13,14) + d(2,4)$ $F(A,B,C) = \pi M (0,1,2,3,4,7)$ **Q.3** State rules for BCD addition. Design BCD adder using two 4 – bit Binary (10) adders. **OR** Draw a logic diagram, block diagram and write a k – map simplification from (10) Q.3 truth table for full Adder. Describe working of T – flip flop and SR – flip flop with the help of truth table. Q.4 (10)Differentiate Asynchronous counters and Synchronous counters. Design 2 -Q.4 bit asynchronous counter using flip flops with the help of timing diagram. Design a logic diagram for the serial binary adder. (10)Q.5 Design a logic diagram to detect the sequence 1010. (10)Q.5 Design and Implement 3 – bit Binary to Gray code converter using PLA. (10)**Q.6** Describe EEPROM and ROM with its advantages and disadvantages. (10)**Q.6**