BACHELOR OF TECHNOLOGY (C.B.C.S.) (2014 COURSE) B.Tech.Sem - VIII ELECTRONIC :SUMMER- 2022 SUBJECT : SYSTEM ON CHIP (SOC)

Day: Wednesday Time: 02:30 PM-05:30 PM Date: 22-06-2022 S-13405-2022 Max. Marks: 60 N. B. : All questions are **COMPULSORY**. 1) 2) Figures to the right indicate FULL marks. 3) Draw neat and labeled diagram WHEREVER necessary. 4) Assume suitable data, if necessary. O. 1 Describe in brief: An improved design methodology for SOC design. (10)What are the fundamental trends in SOC design? Q. 1 (10)Describe in brief: Six major issues in SOC design. Q. 2 (10)OR What is Hardware System Structure in SOC design? Also describe hardware Q. 2 (10)trends. Discuss in brief: Accelerating processors for traditional software tasks. Q. 3 **(10)** Q. 3 Explain in detail: System design with multiple processors. **(10)** Discuss following terms in brief: Q. 4 (10)Communication Design=Software mode + Hardware Interconnect OR Discuss the hardware interconnect mechanism with following: Q. 4 (10)Buses i) Direct connect ports ii) Data queues iii) Time multiplexed processor iv) What are the three common types of pipeline stalls inside the processor? What (10) Q. 5 are the advantages of pipeline stalls? OR What are the different methods used for optimizing processor to match (10) Q. 5 hardware? Describe the limitations of general purpose processors and SOC design Q. 6 transition with reference to SOC. OR Explain following in brief: (10)Q. 6 SOC and ROI i) ii) The designer's dilemma

* * * * *