B.TECH. SEM -VI ELECTRONICS 2014 COURSE (CBCS):

WINTER - 2017 SUBJECT: DIGITAL SIGNAL PROCESSING Time: 10.00 AM TO 01.00 PM Monday Day: W-2017-2211 20/11/2017 Max Marks: 60 Date: N.B: All questions are **COMPULSORY**. 1) Figures to the right indicate FULL marks. 2) 3) Use of non- programmable **CALCULATOR** is allowed. 4) Assume suitable data if necessary. 0.1 Derive the relationship of DFT with Z- transform. a) (05)Compute 4-point DFT of the sequence $x(n) = \{0, 1, 2, 3\}$ b) (05)OR What are the advantages of fast convolution? (10)A FIR digital filter has the unit impulse response $h(n) = \{2, 1, 1\}$. Determine the output sequence in response to the input sequence $x(n) = \{3, 0, -2, 0, 2, 1, 0-2, -1, 0, 0\}$ **Q.2** Compute DFT of the sequence x(n) = n + 1 and N = 8. Find X(k) using DIT- (10) FFT algorithm. OR Give the number of complex additions and complex multiplication required (05) for the direct computation of N- point DFT. Compute DFT of the sequence $x(n) = \{1, 0, -1, 0\}$ where N = 4 using (05)DIF-FFT algorithm. Discuss in detail cascade form realization of FIR systems. Q.3 a) (05)Why do FIR filters have inherent linear phase characteristics? (05)OR The desired frequency response of a low pass filter is (10) $H_d(e^{j\omega}) = \begin{cases} e^{-j3\omega} & -\frac{3\pi}{4} \le \omega \le \frac{3\pi}{4} \\ 0 & \frac{3\pi}{4} < |\omega| \le \pi \end{cases}$ Determine $H_d(e^{j\omega})$ for M= 7 using a Hamming window. (05)

What are the drawbacks of direct form realization of IIR systems? **Q.4** a)

b) Discuss the stability of the impulse invariance technique of IIR filter design. (05)

OR

Convert the analog filter into digital filter with system function

 $H(s) = \frac{2}{(s+1)(s+3)}$ with T=0.1 sec

Using Bilinear transformation method.

(10)

Q.5	a)	Describe in detail overflow limit cycles.	(05)
	b)	Analyze truncations and round off processes in binary number representation.	(05)
		OR	
		Explain the effect of coefficient quantization in the computation of FFT.	(10)
Q.6	a)	Describe in detail the VLIW architecture.	(05)
	b)	What are the advantages of multiple MAC units in DSP processor?	(05)

OR

List the salient features of TMS320C67XX DSP processor. Explain the data (10) addressing modes supported by TMS 320C67XX.

* * *