B. TECH. SEM - III (COMPUTER ENGG.) 2014 COURSE) (CBCS) : WINTER - 2017

SUBJECT; DIGITAL TECHNIQUES AND LOGIC DESIGN

Time: 10.00 AM TO 01.00 PM Day: Wednesday Date: 17/01/2018 Max Marks: 60 W-2017-2029 **N.B.:** All questions are **COMPULSORY**. 1) 2) Figures to the right indicate **FULL** marks. 3) Assume suitable data, if necessary. 4) Draw neat diagram WHEREVER necessary. Q.1 Concert the following decimal numbers into their equivalent binary, octal and (10) hexadecimal numbers. 259 i) ii) 85.63 iii) 105 Reduce the following expression and implement using NAND gates. (05) a) $Y = A + \overline{A}B + AB$ Minimize the following expression using K-map (05)**b**) $Y = \sum m(0,1,2,5,13,15)$ **Q.2** Implement the following Boolean function using 4:1 multiplexers. (10) $f(A, B, C, D, E_1) = \sum_{i=1}^{n} m(0,1,2,3,6,8,9,10,13,15,17,20,24,1)$ Draw and explain four bit binary full adder How will you convert four bit (10) binary adder to BCD adder? Explain with circuit diagram. Q.3 Draw neat diagram of J-K flip flop using S-R flip flop. Write truth table and (10) explain race around condition. Explain the working of four bit ripple counter using T flip flop. Draw circuit (10) diagram and timing diagram. **Q.4** Draw structure of EPROM. Explain how EPROM programming is carried out. (10)Describe operation of bipolar static RAM cell with neat diagram. (10)Q.5 Compare CPLD and FPGA with the help of structural block diagram. (10)OR What is PLA? Draw combinational circuit for PLA with three inputs, three (10)product terms and two outputs. What is data flow model? Write the Architecture body for two input XOR gate Q.6 using data flow model. What is VHDL? Write entity and Architecture declaration for two input AND (10) and two input OR gate.