

M. Tech.-III (Electronics V.L.S.I.) (CBCS – 2015 Course) :
WINTER - 2018

SUBJECT- ELECTIVE-I: c) ALGORITHMS FOR VLSI DESIGN AUTOMATION

Day: Tuesday
Date: 04/12/2018

W-2018-3212

Time: 11.00 AM TO 02.00 PM
Max. Marks: 60

N.B.:

- 1) All questions are **COMPULSORY**.
- 2) Figures to the right indicate **FULL** marks.
- 3) Draw diagrams **WHEREVER** necessary.
- 4) Answers to both the sections should be written in **SEPARATE** answer books.

SECTION-I

Q.1 How will you define Spanning Tree algorithm? Describe in brief. **(10)**

OR

Q.1 Which are the Shortest path algorithms? Explain in brief. **(10)**

Q.2 What are the Group migration algorithms? Explain any one. **(10)**

OR

Q.2 How will you define Simulated Annealing? Discuss in brief. **(10)**

Q.3 Discuss in detail:
Floorplanning algorithms for mixed block and cell design. **(10)**

OR

Q.3 Explain general and channel pin assignment. **(10)**

SECTION-II

Q.4 Discuss in brief:
ILP based approach. **(10)**

OR

Q.4 Explain Maze Routing algorithms in brief. **(10)**

Q.5 Classify and discuss Routing algorithms. **(10)**

OR

Q.5 Explain Single layer routing algorithms. **(10)**

Q.6 Discuss in brief:
One dimensional compaction. **(10)**

OR

Q.6 Explain Two layers over the cell routers. **(10)**

* * * * *