M. TECH.-III (ELECTRONICS V.L.S.I.) (CBCS – 2015 COURSE) : SUMMER - 2018

SUBJECT: ELECTIVE-I: PROGRAMMABLE SYSTEM ON CHIP

Tuesday 29/05/2018	S-2018-3072	Time: Max. M		02.00 PN
2) Figures to	the right indicate FULL:	marks.	SEPARATE ar	iswer
	SECTION-	Í		
Explain and Families.		of PSoC1, PSoC	2 and PSoC3	(10)
What do you in PSoC?		outing and interco	nnections used	(10)
	SoC5.	chitecture of PSo	oC5. Compare	(10)
-	rchitecture of following su			(10)
Write a short	note on "PSoC Designer S OR	uit".		(10)
Explain with	neat diagram Memory Ma	nagement in PSoC	·.	(10)
	SECTION-	П		
		•	n mixed signal	(10)
*	•	gn any mixed sig	gnal embedded	(10)
- /	of PSoC with the help of n	-	Digital System	(10)
What are th		n-amn and progr	ammahle gain	(10)
	•		_	(10)
Design and PSoC.	implement Data Acquisi	ion and Control	System using	(10)
	OR			
		RT is used for o	communication	(10)
	1) All quest 2) Figures to 3) Answers book. Explain and Families. What do you in PSoC? With neat so PSoC3 and P Explain the an i) Compared to the architecture of	29/05/2018 1) All questions are COMPULSORY. 2) Figures to the right indicate FULL 1 3) Answers to both the sections should book. SECTION-1 Explain and compare the features of Families. OR What do you mean by programmable rein PSoC? With neat schematic, explain the are PSoC3 and PSoC5. OR Explain the architecture of following sulti) CPU Subsystem, Write a short note on "PSoC Designer SOR Explain with neat diagram Memory Management Section-1 What are the hardware and software so architecture of PSoC. Explain each in decentive of PSoC Express. Designs system using PSoC express. Explain the working of Universal Diginterconnect of PSoC with the help of none of the pool of the property o	1) All questions are COMPULSORY. 2) Figures to the right indicate FULL marks. 3) Answers to both the sections should be written in the book. SECTION-I Explain and compare the features of PSoC1, PSoC2 Families. OR What do you mean by programmable routing and intercoin PSoC? With neat schematic, explain the architecture of PSoC3 and PSoC5. OR Explain the architecture of following subsystems used in I i) CPU Subsystem, ii) I/O Interface of the programmable o	1) All questions are COMPULSORY. 2) Figures to the right indicate FULL marks. 3) Answers to both the sections should be written in the SEPARATE are book. SECTION-I Explain and compare the features of PSoC1, PSoC2 and PSoC3 Families. OR What do you mean by programmable routing and interconnections used in PSoC? With neat schematic, explain the architecture of PSoC5. Compare PSoC3 and PSoC5. OR Explain the architecture of following subsystems used in PSoC. i) CPU Subsystem, ii) I/O Interface Write a short note on "PSoC Designer Suit". OR Explain with neat diagram Memory Management in PSoC. SECTION-II What are the hardware and software subsystems used in mixed signal architecture of PSoC. Explain each in detail. OR Explain in detail PSoC Express. Design any mixed signal embedded system using PSoC express. Explain the working of Universal Digital Block and Digital System Interconnect of PSoC with the help of neat diagram. OR What are the differences between op-amp and programmable gain amplifiers? What is the use of switched capacitor in amplifiers? Design and implement Data Acquisition and Control System using PSoC. OR Explain in detail how SPI and UART is used for communication

* * * * *