## B. Tech. Sem -VIII (E & TC Engg.) (2014 COURSE) (CBCS) : **SUMMER - 2019**

**SUBJECT: ELECTIVE - II: SYSTEM ON CHIP** 

Day Date	:	Thursday 30/05/2019 Time : 02.30 PM TO 05.30 PM Max. Marks : 60	1
N. B.	: 1) 2) 3) 4)	All questions are <b>COMPULSORY</b> . Figures to the right indicate <b>FULL</b> marks. Draw neat and labeled diagram <b>WHEREVER</b> necessary. Assume suitable data, if necessary.	
Q. 1		What is wrong with today's approach to SOC design?  OR	(10)
Q. 1		What are the implications of improved SOC methodology? How SOC design flow is implemented?	(10)
Q. 2		How current SOC design flow is implemented?  OR	(10)
Q. 2		What will be the impact of semiconductor economics? Discuss tool enhancement with reference to SOC design.	(10)
Q. 3		What are the new essentials of SOC design methodology?  OR	(10)
Q. 3		How to overcome six problems in existing SOC design methods?	(10)
Q. 4		Explain reliability and scalability in SOC communication architecture.  OR	(10)
Q. 4		Describe major decisions in processor-centric SOC organization.	(10)
Q. 5		Discuss MP debug and MP trace.  OR	(10)
Q. 5		What are the issues in memory systems? Discuss any two.	(10)
Q. 6		Why is software programmability so central?  OR	(10)
Q. 6		Explain in brief: Processor scaling model.	(10)