

**B. Tech. Sem - III (Computer Engg.) 2014 COURSE) (CBCS) :
SUMMER - 2019**

SUBJECT: DIGITAL TECHNIQUES AND LOGIC DESIGN

Day : Monday
Date : 13/05/2019

S-2019-2558

Time : 02.30 PM TO 05.30 PM
Max. Marks : 60

N. B. :

- 1) All questions are **COMPULSORY**.
 - 2) Figures to the right indicate **FULL** marks.
 - 3) Draw neat and labeled diagram **WHEREVER** necessary.
 - 4) Assume suitable data, if necessary.
-

Q. 1 Simplify the following Boolean expressions using k-map and implement (10)
logic gates:

$$Y = \sum m (1, 2, 9, 10, 11, 14, 15)$$

OR

State and prove De Morgan's theorem. Simplify following Boolean (10)
expression and realize using NAND gates only

$$Y = A + \bar{A}B + AB$$

Q. 2 Distinguish between multiplexer and demultiplexer. Implement the following (10)
function using 8:1 Multiplexer.

$$F (A, B, C, D) = \sum m (0, 1, 3, 4, 8, 9, 15)$$

OR

Describe two bit half adder and full adder with circuit diagram and truth (10)
table. How will you convert 4 bit binary adder to BCD adder.

Q. 3 Describe working of S-R latch with neat circuit diagram and truth table. (10)

OR

Design and implement mod 5 counter. Draw timing diagram. (10)

Q. 4 Describe different types of Memory and their applications. (10)

OR

Describe the working of Bipolar Static RAM cell with neat diagram. (10)
Distinguish between SRAM and DRAM.

Q. 5 What is PLA? Draw a combinational circuit for PLA with 3 inputs, three (10)
product terms and two outputs

OR

Draw ASM chart and state diagram for a two bit down counter with output (10)
 Q_1 and Q_0 and enable signal E. Design the circuit using JK flip flops.

Q. 6 What is VHDL? Write entity and architecture declaration for two input AND (10)
gate and two input XOR gate.

OR

Distinguish between sequential and concurrent execution of VHDL (10)
statements with suitable examples and execution flow.