B.Tech Sem - III (2007 Course) (Computer Engg.) : SUMMER - 2019 SUBJECT: DIGITAL LOGIC TECHNIQUES

Day Monday Time 02.30 PM TO 05.30 PM Date : 13/05/2019 Max. Marks: 80 S-2019-2972 N. B.: Q. No.1 and Q. No. 5 are COMPULSORY. Out of remaining attempt Any 1) TWO questions from each section. 2) Figures to the right indicate FULL marks. 3) Answers to both the sections should be written in the SAME 4) Neat diagrams must be drawn WHEREVER necessary. **SECTION-I** Q.1 Carry out following conversions. al (06)i) $(193)_{16} = ($ ii) $(49.25)_{10} = ()_2$ $(1010101)_2 = ()_{10}$ iii) State advantages of CMOS devices over TTL devices. (04)What is function of Shift Register? State its applications. c) (04)Simplify following function using K map and implement using logic gates. Q.2 a) (07) $Y = \sum m (1,3,7,11,15) + d (0,2,5)$ State and prove De Morgan's theorem with the help of truth table and logic b) (06)design. Describe the operation of TTL NAND gate with the help of neat circuit Q.3 (07)a) Design parity generator using basic gates to produce digital word with odd (06)b) parity. Draw neat diagram of JK flip flop using SR Flip flop. Write truth table and (07)**Q.4** explain working. What is MOD counter? Design Mod -5 Asynchronous counter using JK flip (06)b) flop **SECTION-II** Distinguish between Static and Dynamic RAM (06)Q.5 a) Describe the general form of Moore circuit with example (04)b) (04)Draw and explain general structure of PLA. c) Describe the working of Bipolar static RAM cell with neat diagram. (07)a) Q.6 Describe the structure and programming of EPROM with neat diagram. (06)b) Design a sequence detector to detect three or more consecutive "1"s in a (07)**Q.7** a) sting of input bits. (06)Draw state diagram and write State table and State equation for clocked D b) flip flop. What is VHDL? Write VHDL code using structural modeling for SR Latch (07) Q.8 a) using NAND gates. Draw ASM chart for sequential circuit with control input E and counts up (06) b) from 0 to 3.

* * * * *