

**B.Tech. SEM -IV Info. Tech. 2014 Course (CBCS) : SUMMER - 2019**  
**SUBJECT: DIGITAL ELECTRONICS AND LOGIC DESIGN**

Day: Tuesday  
Date: 28/05/2019

Time: 10.00 AM TO 01.00 PM  
Max Marks: 60

**S-2019-2619**

**N.B.:**

- 1) All questions are **COMPULSORY**.
- 2) Figures to the right indicate **FULL** marks.
- 3) Draw diagrams **WHEREVER** necessary.

- 
- |            |   |             |
|------------|---|-------------|
| <b>Q.1</b> | List and explain characteristics of digital IC's.                           | <b>(10)</b> |
| <b>OR</b>  |   |             |
| <b>Q.1</b> | Compare and discuss characteristics of TTL and CMOS.                        | <b>(10)</b> |
| <b>Q.2</b> | Simplify using Quine McCluskey method<br>$F = \sum (0,1,2,3,5,7,8,9,11,14)$ | <b>(10)</b> |
| <b>OR</b>  |   |             |
| <b>Q.2</b> | Explain k map representation of logic functions with suitable example.      | <b>(10)</b> |
| <b>Q.3</b> | Explain 3-bit ripple or asynchronous counter in detail.                     | <b>(10)</b> |
| <b>OR</b>  |   |             |
| <b>Q.3</b> | Explain D and T flip flops in detail.                                       | <b>(10)</b> |
| <b>Q.4</b> | Explain Moore machine representation.                                       | <b>(10)</b> |
| <b>OR</b>  |   |             |
| <b>Q.4</b> | Draw state diagram of different flip flops.                                 | <b>(10)</b> |
| <b>Q.5</b> | Explain content addressable memory with suitable example.                   | <b>(10)</b> |
| <b>OR</b>  |   |             |
| <b>Q.5</b> | Describe DDR and QDR SRAM with its advantages and disadvantages.            | <b>(10)</b> |
| <b>Q.6</b> | Demonstrate design of simple controller.                                    | <b>(10)</b> |
| <b>OR</b>  |   |             |
| <b>Q.6</b> | Discuss VHDL modeling styles.   | <b>(10)</b> |